

January 1999 Revised June 2005

74LVT162245 • 74LVTH162245 Low Voltage 16-Bit Transceiver with 3-STATE Outputs and 25 Ω Series Resistors in A Port Outputs

General Description

The LVT162245 and LVTH162245 contains sixteen non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. Each byte has separate control inputs which can be shorted together for full 16-bit operation. The T/\overline{R} inputs determine the direction of data flow through the device. The \overline{OE} inputs disable both the A and B ports by placing them in a high impedance state.

The LVT162245 and LVTH162245 are designed with equivalent 25Ω series resistance in both the HIGH and LOW states on the A Port outputs. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The LVTH162245 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs

These non-inverting transceivers are designed for low voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment. The LVT162245 and LVTH162245 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation.

Features

- \blacksquare Input and output interface capability to systems at 5V V_{CC}
- Bushold data inputs eliminate the need for external pullup resistors to hold unused inputs (74LVTH162245), also available without bushold feature (74LVT162245).
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- A Port outputs include equivalent series resistance of 25Ω making external termination resistors unnecessary and reducing overshoot and undershoot
- A Port outputs source/sink ±12 mA.
 B Port outputs source/sink -32 mA/+64 mA
- Functionally compatible with the 74 series 162245
- Latch-up performance exceeds 500 mA
- ESD performance:

Human-body model > 2000V

Machine model > 200V

Charged-device model > 1000V

Also packaged in plastic Fine Pitch Ball Grid Array (FBGA)


Ordering Code:

Order Number	Package Number	Package Description
74LVT162245G (Note 1)(Note 2)	BGA54A (Preliminary)	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
74LVT162245MEA (Note 2)	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LVT162245MTD (Note 2)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
74LVTH162245G (Note 1)(Note 2)	BGA54A	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
74LVTH162245MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide [TUBE]
74LVTH162245MEX	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide [TAPE and REEL]
74LVTH162245MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TUBE]
74LVTH162245MTX	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TAPE and REEL]

Note 1: Ordering code "G" indicates Trays.


Note 2: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol




Connection Diagrams

Pin Assignments for SSOP and TSSOP



Pin Assignment for FBGA



(Top Thru View)

Pin Descriptions

Pin Names	Description
OE _n	Output Enable Input (Active LOW)
T/\overline{R}_n	Transmit/Receive Input
A ₀ -A ₁₅	Side A Inputs/3-STATE Outputs
A ₀ -A ₁₅ B ₀ -B ₁₅ NC	Side B Inputs/3-STATE Outputs
NC	No Connect

FBGA Pin Assignments

	1	2	3	4	5	6
Α	B ₀	NC	T/\overline{R}_1	OE ₁	NC	A_0
В	B ₂	B ₁	NC	NC	A ₁	A ₂
С	B ₄	В ₃	V _{CC}	V _{CC}	A ₃	A ₄
D	В ₆	B ₅	GND	GND	A ₅	A ₆
E	B ₈	B ₇	GND	GND	A ₇	A ₈
F	B ₁₀	B ₉	GND	GND	A ₉	A ₁₀
G	B ₁₂	B ₁₁	V _{CC}	V _{CC}	A ₁₁	A ₁₂
Н	B ₁₄	B ₁₃	NC	NC	A ₁₃	A ₁₄
J	B ₁₅	NC	T/\overline{R}_2	OE ₂	NC	A ₁₅

Truth Tables

1	Inp	outs	0.4
	OE ₁	T/R ₁	Outputs
	L	L	Bus B ₀ –B ₇ Data to Bus A ₀ –A ₇
	L	Н	Bus A ₀ -A ₇ Data to Bus B ₀ -B ₇
	Н	Χ	HIGH-Z State on A ₀ -A ₇ , B ₀ -B ₇

Inj	outs	Outrots			
OE ₂	T/R ₂	Outputs			
L	L	Bus B ₈ -B ₁₅ Data to Bus A ₈ -A ₁₅			
L	Н	Bus A ₈ -A ₁₅ Data to Bus B ₈ -B ₁₅			
Н	Χ	HIGH-Z State on A ₈ -A ₁₅ , B ₈ -B ₁₅			

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial


Z = High Impedance


Functional Description

The LVT162245 and LVTH162245 contain sixteen non-inverting bidirectional buffers with 3-STATE outputs. The device is byte controlled with each byte functioning identi-

cally, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation.

Logic Diagrams





Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 3)

Symbol	Parameter	Value	Conditions	Units
V _{CC}	Supply Voltage	-0.5 to +4.6		V
VI	DC Input Voltage	-0.5 to +7.0		V
Vo	Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		-0.5 to +7.0	Output in HIGH or LOW State (Note 4)	☐
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA
Io	DC Output Current	64	V _O > V _{CC} Output at HIGH State	mA
		128	V _O > V _{CC} Output at LOW State	IIIA
I _{CC}	DC Supply Current per Supply Pin	±64		mA
I _{GND}	DC Ground Current per Ground Pin	±128		mA
T _{STG}	Storage Temperature	-65 to +150		°C

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units	
V _{CC}	Supply Voltage		2.7	3.6	V
VI	Input Voltage		0	5.5	V
Гон	HIGH-Level Output Current	B Port		-32	mΛ
		A Port		-12	mA
l _{OL}	LOW-Level Output Current	B Port		64	mA
		A Port		12	IIIA
T _A	Free Air Operating Temperature		-40	+85	°C
Δt/ΔV	Input Edge Rate, V _{IN} = 0.8V–2.0V, V _{CC} = 3.0V		0	10	ns/V

Note 3: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

Note 4: Io Absolute Maximum Rating must be observed.

DC Electrical Characteristics

Cumbal	Parame	tor	V_{CC} $T_A = -40^{\circ}C$		Γ _A = −40°C to +85°C		Conditions
Symbol	Parame	ter	(V)	Min	Max	Units	Conditions
V _{IK}	Input Clamp Diode Voltage	ge	2.7		-1.2	V	I _I = -18 mA
V _{IH}	Input HIGH Voltage		2.7-3.6	2.0		V	$V_0 \le 0.1V$ or
V _{IL}	Input LOW Voltage		2.7-3.6		0.8	V	$V_O \ge V_{CC} - 0.1V$
V _{OH}	Output HIGH Voltage	4.5.	3.0	2.0		V	I _{OH} = -12 mA
		A Port	2.7–3.6	V _{CC} -0.2		V	I _{OH} = -100 μA
		B Port	2.7	2.4		V	I _{OH} = -8 mA
		Bron	3.0	2.0		v	I _{OH} = -32 mA
√oL	Output LOW Voltage	A Port	3.0		0.8	V	I _{OL} = 12 mA
		Aron	2.7		0.2	V	I _{OL} = 100 μA
			2.7		0.5		I _{OL} = 24 mA
		B Port	3.0		0.4	V	I _{OL} = 16 mA
		Broit	3.0		0.5	ľ	I _{OL} = 32 mA
			3.0		0.55		I _{OL} = 64 mA
I(HOLD)	Bushold Input Minimum I	Drive	3.0	75		μА	V _I = 0.8V
Note 5)			3.0	-75		μΛ	$V_1 = 2.0V$
I(OD)	Bushold Input Over-Drive	Э	3.0	500		μА	(Note 6)
Note 5)	Current to Change State		3.0	-500		μΛ	(Note 7)
ı	Input Current		3.6		10		V _I = 5.5V
		Control Pins	3.6		±1	μΑ	V _I = 0V or V _{CC}
		Data Pins	3.6		-5	μΛ	$V_I = 0V$
		Data Filis	3.0		1		$V_I = V_{CC}$
l _{OFF}	Power Off Leakage Curre	ent	0		±100	μА	$0V \le V_I \text{ or } V_O \le 5.5V$

DC Electrical Characteristics (Continued)

Symbol	Parameter	V_{CC} $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	
- Cyllibol	i diametei	(V)	Min	Max	Oille	Conditions
I _{PU/PD}	Power Up/Down	0-1.5V		±100	μА	V _O = 0.5V to 3.0V
	3-STATE Current	0-1.5		100	μΑ	$V_I = GND$ to V_{CC}
I _{OZL}	3-STATE Output Leakage Current	3.6		-5	μΑ	V _O = 0.5V
I _{OZL}	3-STATE Output Leakage Current	3.6		-5	μΑ	V _O = 0.0V
(Note 5)						
I _{OZH}	3-STATE Output Leakage Current	3.6		5	μА	V _O = 3.0V
I _{OZH}	3-STATE Output Leakage Current	3.6		5	μА	V _O = 3.6V
(Note 5)						
I _{OZH} +	3-STATE Output Leakage Current	3.6		10	μА	$V_{CC} < V_O \le 5.5V$
I _{CCH}	Power Supply Current	3.6		0.19	mA	Outputs HIGH
I _{CCL}	Power Supply Current	3.6		5	mA	Outputs LOW
I _{CCZ}	Power Supply Current	3.6		0.19	mA	Outputs Disabled
I _{CCZ} +	Power Supply Current	3.6		0.19	mA	$V_{CC} \le V_O \le 5.5V$,
		3.0		0.13	IIIA	Outputs Disabled
Δl _{CC}	Increase in Power Supply Current	3.6		0.2	mA	One Input at V _{CC} - 0.6V
	(Note 8)	5.0		0.2	IIIA	Other Inputs at V _{CC} or GND

Note 5: Applies to Bushold versions only (74LVTH162245).

Note 6: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 8: This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

Dynamic Switching Characteristics (Note 9)

Symbol	Parameter	Parameter V _{CC} T _A = 25°C		Units	Conditions		
Cymbol	i arameter	(V)	Min	Тур	Max	Omis	$C_L = 50$ pF, $R_L = 500\Omega$
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3		0.8		V	(Note 10)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3		-0.8		V	(Note 10)

Note 9: Characterized in SSOP package. Guaranteed parameter, but not tested.

Note 10: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

AC Electrical Characteristics

Symbol							
	Parameter	V _{CC} = 3.	$C_L = 50 \text{ pF}$ $3\text{V} \pm 0.3\text{V}$	V _{CC} = 2.7V		Units	
		Min	Max	Min	Max	1	
t _{PLH}	Propagation Delay Data to A Port Output	1.0	4.0	1.0	4.6	ns	
t _{PHL}		1.0	3.7	1.0	4.1	115	
t _{PLH}	Propagation Delay Data to B Port Output	1.0	3.5	1.0	3.9	ns	
t _{PHL}		1.0	3.5	1.0	3.9		
t _{PZH}	Output Enable Time for A Port Output	1.0	5.3	1.0	6.3		
t _{PZL}		1.0	5.6	1.0	7.2	ns	
t _{PZH}	Output Enable Time for B Port Output	1.0	4.6	1.0	5.4		
t_{PZL}		1.0	5.3	1.0	6.9	ns	
t _{PHZ}	Output Disable Time for A Port Output	1.5	5.6	1.5	6.3		
t_{PLZ}		1.5	5.5	1.5	5.5	ns	
t _{PHZ}	Output Disable Time for B Port Output	1.5	5.4	1.5	6.1		
t _{PLZ}		1.5	5.1	1.5	5.4	ns	
toshl	A Port Output to Output Skew		1.0		1.0		
toslh	(Note 11)		1.0		1.0	ns	
toshl	B Port Output to Output Skew		4.0		1.0		
toslh	(Note 11)		1.0		1.0	ns	


Note 11: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toSHL) or LOW-to-HIGH (toSLH).


Capacitance (Note 12)

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = 0V$, $V_I = 0V$ or V_{CC}	4	pF
C _{I/O}	Input/Output Capacitance	$V_{CC} = 3.0V$, $V_{O} = 0V$ or V_{CC}	8	pF

Note 12: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.

Physical Dimensions inches (millimeters) unless otherwise noted






NOTES:

- A. THIS PACKAGE CONFORMS TO JEDEC M0-205
- **B. ALL DIMENSIONS IN MILLIMETERS**
- C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)
 .35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS
 D. DRAWING CONFORMS TO ASME Y14.5M-1994

BGA54ArevD

54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA54A



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 12.50±0.10 0.40 TYP -B-0±0.10 1.60 3.20 8.10 4.05 O.2 C B A ALL LEAD TIPS PIN #1 IDENT 0.50 LAND PATTERN RECOMMENDATION □ 0.1 C SEE DETAIL A 0.90+0.15 0.09-0.20-0.10±0.05 0.50 0.17-0.27 **♦** 0.13**®** A B\$ C\$ 12.00' TOP & BOTTOM DIMENSIONS ARE IN MILLIMETERS R0.16 GAGE PLANE 0.25 NOTES: A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION ED, DATE 4/97. B. DIMENSIONS ARE IN MILLIMETERS. SEATING PLANE 0.60±0.10 - 1.DD C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. DETAIL A MTD48REVC

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com